Abstract: A single-cycle processor completes the execution of an instruction in only one clock cycle. However, its clock period is usually rather long. On the contrary, although clock frequency is higher in a multi-cycle processor, it takes several clock cycles to finish an instruction. Therefore, their runtime efficiencies depend on which program is executed. This paper presents a new processor for International Data Encryption Algorithm (IDEA) cryptography. The new design is an Application Specific Instruction-set Processor (ASIP) in which both general-purpose and special instructions are supported. It is a single-cycle MIPS-core architecture, whose average Clocks Per Instruction (CPI) is 1. Furthermore, a comparison is provided in this paper to show the differences between the proposed singlecycle processor and another comparable multi-cycle crypto processor. FPGA implementation results show that both architectures have almost the same encoding/decoding throughput. However, the previous processor consumes nearly twice as many resources as the new one does.
Introduction
General Purpose Processor (GPP) is a programmable device which aims to implement a large number of general applications. It is mainly designed for general purpose computers such as PCs or workstations. It benefits from a good time-to-market and flexibility. However, computation speed, power consumption, and hardware size are the main concerns for GPPs. As a result, they are not suitable for fast real-time applications. On the other hand, a Single Purpose Processor (SPP) is a digital circuit executing a single program. For example, the circuit used in a digital camera is an SPP. It has several design advantages such as fast performance, low power consumption, and small size. Nonetheless, they are not very easy to design and need custom design procedure. Therefore, the design time is also high. Other disadvantages are limited flexibility and difficult reprogramming.
An Application Specific Instruction-Set Processor (ASIP) is a compromise between the flexibility of a GPP and the performance of an SPP [1] . It leads to higher computational efficiencies than a general purpose processor and more flexibility than a fixed-function design. The aim is to tailor the instruction-set to a specific application while it supports the execution of general instructions as well. There are many ASIP architectures dedicated to different applications such as video coding, cryptography, telecommunication, and so forth. This paper presents a new ASIP crypto processor to be able to perform encryption for the International Data Encryption Algorithm (IDEA) [2] . Encryption is the main constituent in information security, which includes confidentiality, integrity, and availability [3] . IDEA is one of the most successful publicly known algorithms. It has been patented in the United States and in most of the European countries. Despite all the advances in cryptanalysis techniques, IDEA is still considered as one of the strongest cryptography methods. Although there are two major reports of breaking the full 8.5-round IDEA by using narrow-bicliques [4] and meet-in-the-middle [5] , these attacks are not practically feasible due to their huge data and time requirements [6] . Therefore, IDEA is still completely secure for practical usage [6] .
Various SPP and ASIC architectures of IDEA are available in the literature, some of which have reached high speed [7, 8] . There are also several papers in this subject comparing different design methodologies. The efficiency of synchronous and asynchronous implementations has been compared in [9] . In another study [10] , serial and parallel implementations are compared with each other. IDEA implementation has also been investigated beside other wellknown cryptographic algorithms [11] . However, there are few ASIP implementations of IDEA in the literature. One example of an ASIP IDEA crypto processor has been given in [12] . It is based on Von Neumann architecture with a single main memory and shared system bus.
The proposed processor in this paper is based on the MIPS architecture. In contrast with [12] , the new design is founded upon Harvard architecture with physically separate storages and signal pathways for instructions and data. It utilizes local system bus to complete the execution of an instruction in only one clock cycle. This paper conducts a detailed comparison between the non-pipelined multi-cycle architecture of [12] and the proposed non-pipelined single-cycle processor. The new design is a low-cost architecture consuming few resources in comparison with its counterpart ASIP processor.
The rest of the paper is organized as follow: In section 2, the IDEA algorithm is briefly reviewed. The new processor is presented in Section 3. The hardware components and units are described in detail. Section 4 includes implementation results and comparisons. Finally, Section 5 concludes the paper.
IDEA Synopsys
Cryptographic systems are divided into two main categories of symmetric key and public key. In the symmetric cryptosystem, the required encrypting and decrypting subkeys are obtained from a single initial secret key, which is transferred safely before running the cryptosystem. IDEA is a symmetric algorithm with the initial key size of 128 bits. Figure 1 shows how IDEA works and how a 64-bit plaintext is encoded into ciphertext with the same size [3] . It is composed of eight successive identical rounds followed by a conversion as the final half round (8.5 rounds in total), or the ninth round (Fig. 1) . The 64-bit plaintext is divided into four 16-bit blocks (X 0 , X 1 , X 2 , and X 3 ). In addition, there are six subkeys within each round (K 1 i to K 6 i , 1≤i≤8). The last round needs four subkeys as well (K 1 9 , K 2 9 , K 3 9 , and K 4 9 ). Thus, 52 subkeys are totally required to complete the entire algorithm. They are extracted from the initial 128-bit key. Finally, Y 0 , Y 1 , Y 2 , and Y 3 are the corresponding ciphertext of X 0 , X 1 , X 2 , and X 3 in Fig. 1. 
IDEA Operations
Due to the special interleaving operations that are used along with Exclusive-OR (XOR), the algorithm confusion and complexity is high. Thus, a small change in input would lead to strong change in the output (Avalanche Effect). IDEA has the following operations:
The above operations function on the unsigned integer set of numbers from 0 to 65535, where the all-zero word (0x0000) is interpreted as 2 16 . Performing modular addition is as simple as doing normal addition of two 16-bit input variables without considering final output carry. Therefore, the result remains the same in size (16 bits). Modular multiplication is a more complex operation than modular addition. The final result of modulo-multiplication is the remainder of dividing the multiplication result by 2 16 +1. 
Key Schedule
As mentioned earlier, 52 subkeys are generated from a 128-bit initial key, which is itself equal to the first eight encrypting subkeys (K 1 1 to K 6 1 , K 1 2 , and K 2 2 ). The remaining 44 subkeys are generated by rotating the initial key by 25 bits to the left. The only difference between encryption and decryption process is the value of the subkeys. The decrypting subkeys (K's) are obtained from the ones used for encryption, according to Table 1 , where −K j i and (K j i )
are additive and multiplicative inverse of the subkey K j i 1≤j≤6, respectively. In mathematics, the additive inverse of a number x is the number that, when added to x, yields zero. It can be calculated by Eq. 1 in our subject. 16 16 16
The multiplicative inverse of a number x is the number that, when multiplied by x, yields one. There are several ways to calculate it. It can be extracted by the Extended Euclidean algorithm [13] . Another solution is Binary Extended GCD [3] , which does not require division.
Proposed MIPS-Core Crypto Processor
The proposed processor is shown in Fig. 2 . It is based on the MIPS architecture, which is a single-cycle processor. It means that the whole instruction cycle (Fetch-Decode-Execute) completes in only one clock cycle, and the average Clocks Per Instruction (CPI) is 1. The proposed design uses physically separate storage units for instructions and data. It has a 16-bit Arithmetic Logic Shift Unit (ALSU), which is capable of performing some complex operations such as multiplication, division, some modular computations, and different kinds of shift. There is a register back for temporary storage of data. Moreover, a hardwired Control Unit (CU) is implemented through use of combinational logic gates. Finally, all of the components are connected together by a local bus system.
Instruction-Set
ASIP processors support the execution of general-purpose and specific instructions. The new design has two instruction formats (Fig. 3) . The R-type instructions (Fig. 3a) are devoted to a set of general logical, arithmetic, shift, and comparison instructions, whose operands are stored in the register bank. The specific instructions for cryptography are also of this type. The I-type instructions (Fig. 3b) include branches, memory access commands, and immediate instructions where one of the operands is indicated within the instruction immediately. The complete instruction-set is available in Appendix. 
ALSU
ALSU is the most important part of the processor where different kinds of computations take place. Figure 4 depicts the inside of the proposed ALSU, which is capable of performing signed arithmetic calculations on 16-bit input variables. The list of ALSU operations are depicted in Table 2 . The controlling signal ALSUOpcode determines what operation must occur.
• ALSUOpcode = 0 to 3: Four basic arithmetic operations are considered. Overflow happens if these operations produce a result larger than +32767 or smaller than −32768.
• ALSUOpcode = 4: ALSU returns the remainder of dividing the result of an unsigned addition by 2 16 . In this case, no overflow occurs and the final result is within the range of 0 to 65535. This operation is supplemented to perform modular addition, which is required in IDEA.
• ALSUOpcode = 5: The additive inverse is calculated by Eq. 1. In the topic of IDEA cryptography, the additive inverse is not a negative number, but a positive one whose addition with the input value leads to 2 16 , where the least significant 15 bits are zero.
• ALSUOpcode = 6: A 16-bit value multiplied by another 16-bit value results in a 32-bit value. However, in a 16-bit arithmetic unit with a signed data range, any result larger than +32767 or smaller than −32768 implies overflow. Therefore, the lower half word (16 bits) is only sent to the output, and the unit must be sensitive to overflow occurrence.
• ALSUOpcode = 7: The result is equal to the modulo-2 16 +1 multiplication. There will be no overflow since this operation is dedicated to the IDEA cryptography, not a general arithmetic computation.
• ALSUOpcode = 8 and 9: ALSU returns the quotient and remainder parts of an integer division, in which the fractional part is discarded. Integer division is denoted by "A\B" and is equal to A/B.
• ALSUOpcode = 10 to 15: Six common shift operations are considered. An equipped barrel shifter is embedded so that ALSU can perform bidirectional arithmetic, logical, and circular shifts. The utilized barrel shifter and rotator is shown in Fig. 5 . It is an integrated version of the designs presented in [14, 15] . The core structure shifts/rotates the input number (B) to the left. Data reversal units reverse the bit positions if the input number is supposed to shift/rotate to the right. Besides, in the case of Arithmetic Shift Right (ASHR), sign bit is replicated. In the case of rotation, Most Significant Bits (MSBs) are reentered. Otherwise, zeros are shifted in. Overflow might occur during Arithmetic Shift Left (ASHL). It is the only type of shift which might cause overflow. Finally, there is no output carry in rotation.
• ALSUOpcode = 16 to 23: Eight logical operations are performed.
• ALSUOpcode = 24: ALSU checks whether the number A is less than B. If so, it returns 0xFFFF (it sets output). If not, it returns 0x0000 (it resets output). To do so, B is subtracted from A, and then, overflow and sign bits are compared. Their inequality implies A<B (Fig. 6) . • ALSUOpcode = 25: ALSU performs subtraction, but it ignores overflow. This operation is selected whenever conditional branch instructions are executed.
• ALSUOpcode = 26: A Lookup Table ( LUT) returns the multiplicative inverse for the numbers from 0 to 65535. It takes shorter time to retrieve a value from memory than undergo costly mathematical computations of Binary Extended GCD and Extended Euclidean.
• ALSUOpcode = 27 and 31: They are reserved for further development of ALSU in the future. 
Memory Units
There are two physically separate memories for instructions and data (Fig. 2) . In addition, there is a register bank consisting of 32 registers for temporary storage of data (Fig. 7) . Operands are transferred between data memory and register bank via a set of load and store instructions. It is also worthwhile to mention that all of the storage units including register bank, instruction and data memories, and Program Counter (PC) perform asynchronous memoryread and synchronous memory-write actions. This specification is essentially required to be able to execute an instruction in one clock cycle.
Bus System
Different components in Fig. 2 are connected together by local wires. As a result, data transmission from a unit to another does not block data transmission between other pairs of components. In addition, multiplexers are another important parts of a bus system, which select proper value depending upon which instruction is run.
Control Unit
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Execution of Special Instructions for IDEA Cryptography
Two instructions perform modulo-2 16 +1 multiplication and modulo-2 16 addition for IDEA cryptography. Another required operation is XOR, which is not a special cryptographic instruction. However, it is frequently used in IDEA rounds (Fig. 1) . According to Table 1 , additive and multiplicative inverses are also the other special instructions needed for the generation of decrypting subkeys.
At last, rotation is required for the production of encrypting subkeys. As mentioned earlier, the first eight subkeys (Subkey #0 to Subkey #7) are directly extracted from the initial 128-bit key. Then, the initial key is rotated by 25 bits repeatedly until all of the 52 subkeys are generated. Although rotation is supported in the proposed ALSU, the supplemented barrel shifter/rotator (Fig. 5) is only capable of rotating a 16-bit input number by maximum 15 bits. Therefore, it is not feasible to rotate the initial key at once. However, one can use the recursive formula of Eq. 2 to obtain the Subkeys #8 to #51.
The production of the Subkey #10 from Subkeys #0 and #1 is illustrated in Fig. 9 as an example. Subkeys #0 and #1, which are extracted from the initial key, are shifted right by 7 bits and shifted left by 9 bits, respectively. Then, Subkey #10 is equal to their bitwise OR.
Implementation Results and Comparisons
At first, the entire proposed crypto processor is simulated and tested by VHDL code and ModelSim. The encryption and decryption test vectors presented in [3] are applied to test the correct functionality of the processor. The test vectors include a 64-bit plaintext (0000H, 0001H, 0002H, 0003H), a 128-bit initial key (0001H, 0002H, 0003H, 0004H, 0005H, 0006H, 0007H, 0008H), and a 64-bit ciphertext (11FBH, ED2BH, 0198H, 6DE5H). Then, the entire design is synthesized on FPGA platform by Xilinx ISE using Virtex-6 device family. We have also implemented the design in [12] on the same FPGA device. The comparison between the efficiency degree of a single-cycle architecture and a multi-cycle architecture is one of our main targets in this paper.
The specifications of the proposed crypto processor and the one in [12] are exhibited in Table 3 . Their implementation results are also shown in Table 4 . Although the previous processor has about 71.5% higher clock frequency, the proposed design outperforms its rival in terms of the number of used resources. It uses 46% fewer LUT slices and 56.6% fewer flip flops. Hardware utilization and silicon cost are among the top priorities for ASIP designers [1] .
The processor in [12] has shorter clock period (14.795 ns) than the new one (51.911 ns), and hence it seems that it must provide higher speed. However, a multi-cycle design requires several clock cycles to finish an instruction. On the contrary, only one clock cycle is required to complete an instruction in a single-cycle processor. The clock period comes to an end . . =3.5 times faster in the previous design. However, any instruction with more than 3 clock cycles or any procedure with more than 3.5 times clock cycles will experience longer runtime. For example, four instructions and consequently four clock cycles are required to multiply two numbers in the proposed design. The first two instructions load the operands from data memory to register bank. The third instruction multiplies them, and the last one stores the result into data memory again. The same procedure requires 20 clock cycles in the previous accumulator-based machine. The first instruction, which takes seven clock cycles, loads the accumulator with one of the operands. The second one multiplies the other operand by accumulator. It takes seven clock cycles as well. The last instruction stores the accumulator in six clock cycles. Thus, the whole multiplication procedure takes 4×51.911=207.644 ns and 20×14.795=295.9 ns in the proposed and previous designs, respectively. The time difference is even more significant when performing shift/rotate operations since the previous processor supports only one-bit shift/rotate per instruction.
When it comes to IDEA cryptography, it takes 422 clock cycles to encrypt the first 64-bit plaintext in the proposed design. The procedure includes the generation of subkeys and data encryption. However, the remaining blocks of data can be encrypted in fewer clock cycles (221 clock cycles) because the encrypting subkeys have already been generated. It takes 800 clock cycles to encode the first 64-bit plaintext in the previous crypto processor. The other blocks require 763 clock cycles. Figure 10 shows that both processors perform data encryption with almost the same runtime although the proposed design has lower clock frequency. The time difference becomes even less significant when a large amount of data is encoded. The throughput parameter can be calculated by Eq. 3, where N is the No. of processed bits. The difference between throughputs of the proposed and previous processors is negligible (Table 4) . 
Conclusion
A new crypto processor has been presented in this paper. It is an ASIP processor whose instruction-set includes both general-purpose and special instructions. The new design completes the execution of every instruction in one clock cycle. Although the clock period is longer, the throughput of the new design is totally comparable to the previously presented multi-cycle processor. The reason is that it completes procedures in fewer clock cycles. In terms of hardware efficiency, the presented processor approximately cuts resource usage by half.
